Project Login
Registration No:
Password:
MAIL ALERTS SMS ALERTS
 
     
   
     

TOP DOWN DESIGN USING VHDL

Platform : vlsi

IEEE Projects Years : 1996

This paper appears in: Frontiers in Education Conference, 1996. FIE '96. 26th Annual Conference., Proceedings of Issue Date: 6-9 Nov 1996 On page(s): 514 - 517 vol.2 Meeting Date: 06 Nov 1996 - 09 Nov 1996 Location: Salt Lake City, UT , USA Print ISBN: 0-7803-3348-9 References Cited: 4 INSPEC Accession Number: 5496576 Digital Object Identifier: 10.1109/FIE.1996.572899 Date of Current Version: 06 August 2002 AIM : TOP DOWN DESIGN IMPLEMENTATION USING VHDLWITH TARFFIC CONTROLLER IS AN EXAMPLE ABSTRACT The paper presents a teaching experience in using VHDL and CPLD in the senior digital design course. The course focuses on teaching the top-down design methodology through hands-on experiments. The industrially available tools-Maxplus2, made possible through Altera's University Program, provide students with a smooth transition from academic concepts to industrial practice. VHDL, the industrial standard language (IEEE-1076), is used as the design entry. Thus the students are forced to learn the practical aspect of writing a synthesizable VHDL code. The hands-on weekly projects are exercised on the integrated CPLD design tool which has VHDL, compiler, logic synthesizer, functional and timing simulator, floor plan editor and programmer. With the help of programmable devices, students can bypass the timing period for IC fabrication and obtain ASIC designs after the devices have been programmed. The VHDL design entry in Maxplus2 is ideal for teaching top-down design methodology. Translating from a given algorithmic state machine (ASM) chart to a synthesizable and efficient VHDL code is presented. Exploiting the VHDL constructs to make a design reusable is demonstrated through examples. In this course, students learn how to partition a complex design into small components and focus on higher level of abstraction and hierarchy in design description which have become desirable to digital systems designers LEARNING OBJECTIVE: Thus the students are forced to learn the practical aspect of writing a synthesizable VHDL code. INPUT: Translating from a given algorithmic state machine (ASM) chart.e.g Traffic controller OUTPUT : A synthesizable and efficient VHDL code. APPLICATIONS: Very high speed integrated circuit hardware description language design. SOFTWARE TOOL USED: XLINX8.1I

NOW GET PROJECTS ! GET TRAINED ! GET PLACED !

IEEE, NON-IEEE, REAL TIME LIVE ACADEMIC PROJECTS,

PROJECTS WITH COMPLETE COURSES,SOFT SKILLS & PLACEMENTS

ALLOVER INDIA & WORLD WIDE,

HOSTEL FACILITY AVAILABLE FOR GIRLS & BOYS SEPARATELY,

CALL: 08985129129 ,  E-Mail Id: support@ascentit.in

REGISTER FOR PROJECTS NOW ! GET DISCOUNT
   
1